Marking code by Sot Package
1. General description
The 74LVC1G386 provides a 3-input EXCLUSIVE-OR function.
The input can be driven from either 3.3 or 5 V devices. This feature allows the use of
these devices in a mixed 3.3 and 5 V environment.
Schmitt-trigger action at all inputs makes the circuit tolerant of slower input rise and fall
time.
This device is fully speciﬁed for partial power-down applications using IOFF. The IOFF
circuitry disables the output, preventing the damaging backﬂow current through the device
when it is powered down.
2. Features
n Wide supply voltage range from 1.65 to 5.5 V
n High noise immunity
n Complies with JEDEC standard:
u JESD8-7 (1.65 V to 1.95 V)
u JESD8-5 (2.3 V to 2.7 V)
u JESD8B/JESD36 (2.7 V to 3.6 V)
n ±24 mA output drive (VCC = 3.0 V)
n Latch-up performance exceeds 250 mA
n CMOS low power consumption
n Direct interface with TTL levels
n Inputs accept voltages up to 5 V
n ESD protection:
u HBM EIA/JESD22-A114E exceeds 2000 V
u MM EIA/JESD22-A115-A exceeds 200 V.
n SOT363 and SOT457 package
n Speciﬁed from -40 to +85 °C and -40 to +125 °C.
3. Ordering information
74LVC1G386
3-input EXCLUSIVE-OR gate
Rev. 02 — 3 September 2007 Product data sheet
Table 1. Ordering information
Type number Package
Temperature range Name Description Version
74LVC1G386GW -40 °C to +125 °C SC-88 plastic surface-mounted package; 6 leads SOT363
74LVC1G386GV -40 °C to +125 °C SC-74A plastic surface-mounted package (TSOP6); 6 leads SOT45774LVC1G386_2 © NXP B.V. 2007. All rights reserved.
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4. Marking
5. Functional diagram
6. Pinning information
6.1 Pinning
Table 2. Marking
Type number Marking code
74LVC1G386GW YH
74LVC1G386GV YH
Fig 1. Logic symbol Fig 2. IEC logic symbol
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Fig 3. Logic diagram
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Fig 4. Pin conﬁguration
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6.2 Pin description
7. Functional description
[1] H = HIGH voltage level; L = LOW voltage level
8. Limiting values
[1] The input and output voltage ratings may be exceeded if the input and output current ratings are observed.
Table 3. Pin description
Symbol Pin Description
A 1 data input
GND 2 ground (0 V)
B 3 data input
Y 4 data output
VCC 5 supply voltage
C 6 data input
Table 4. Function table[1]
Input Output
A B C Y
LLLL
LLHH
LHLH
LHHL
HLLH
HLHL
HHLL
HHHH
Table 5. Limiting values
In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V).
Symbol Parameter Conditions Min Max Unit
VCC supply voltage -0.5 +6.5 V
IIK input clamping current VI < 0 V -50 - mA
VI input voltage [1] -0.5 +6.5 V
IOK output clamping current VO > VCC or VO < 0 V - ±50 mA
VO output voltage Active mode [1][2] -0.5 VCC + 0.5 V
Power-down mode [1][2] -0.5 +6.5 V
IO output current VO = 0 V to VCC - ±50 mA
ICC supply current - 100 mA
IGND ground current -100 - mA
Ptot total power dissipation Tamb = -40 °C to +125 °C [3] - 250 mW
Tstg storage temperature -65 +150 °C74LVC1G386_2 © NXP B.V. 2007. All rights reserved.
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[2] When VCC = 0 V (Power-down mode), the output voltage can be 5.5 V in normal operation.
[3] For SC-74 and SC-88 packages: above 87.5 °C the value of Ptot derates linearly with 4.0 mW/K.
9. Recommended operating conditions
10. Static characteristics
Table 6. Recommended operating conditions
Symbol Parameter Conditions Min Typ Max Unit
VCC supply voltage 1.65 - 5.5 V
VI input voltage 0 - 5.5 V
VO output voltage Active mode 0 - VCC VO
VCC = 0 V; Power-down mode 0 - 5.5 VO
Tamb ambient temperature -40 - +125 °C
Dt/DV input transition rise and fall rate VCC = 1.65 V to 2.7 V - - 20 ns/V
VCC = 2.7 V to 5.5 V - - 10 ns/V
Table 7. Static characteristics
At recommended operating conditions. Voltages are referenced to GND (ground = 0 V).
Symbol Parameter Conditions Min Typ[1] Max Unit
Tamb = -40 °C to +85 °C
VIH HIGH-level input voltage VCC = 1.65 V to 1.95 V 0.65 ´ VCC -- V
VCC = 2.3 V to 2.7 V 1.7 - - V
VCC = 2.7 V to 3.6 V 2.0 - - V
VCC = 4.5 V to 5.5 V 0.7 ´ VCC -- V
VIL LOW-level input voltage VCC = 1.65 V to 1.95 V - - 0.35 ´ VCC V
VCC = 2.3 V to 2.7 V - - 0.7 V
VCC = 2.7 V to 3.6 V - - 0.8 V
VCC = 4.5 V to 5.5 V - - 0.3 ´ VCC V
VOH HIGH-level output voltage VI =V IH or VIL
IO = -100 mA; VCC = 1.65 V to 5.5 V VCC - 0.1 - - V
IO = -4 mA; VCC = 1.65 V 1.2 - - V
IO = -8 mA; VCC = 2.3 V 1.9 - - V
IO = -12 mA; VCC = 2.7 V 2.2 - - V
IO = -24 mA; VCC = 3.0 V 2.3 - - V
IO = -32 mA; VCC = 4.5 V 3.8 - - V
VOL LOW-level output voltage VI =V IH or VIL
IO = 100 mA; VCC = 1.65 V to 5.5 V - - 0.1 V
IO = 4 mA; VCC = 1.65 V - - 0.45 V
IO = 8 mA; VCC = 2.3 V - - 0.3 V
IO = 12 mA; VCC = 2.7 V - - 0.4 V
IO = 24 mA; VCC = 3.0 V - - 0.55 V
IO = 32 mA; VCC = 4.5 V - - 0.55 V
II input leakage current VCC = 0 V to 5.5 V; VI = 5.5 Vor GND - ±0.1 ±5 mA74LVC1G386_2 © NXP B.V. 2007. All rights reserved.
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[1] All typical values are measured at VCC = 3.3 V and Tamb =2 5°C.
IOFF power-off leakage current VCC = 0 V; VI or VO = 5.5 V - ±0.1 ±10 mA
ICC supply current VI = 5.5 Vor GND;
VCC = 1.65 V to 5.5 V; IO =0A
- 0.1 10 mA
DICC additional supply current per pin; VCC = 2.3 V to 5.5 V;
VI =V CC - 0.6 V; IO =0  A
- 5 500 mA
CI input capacitance VCC = 3.3 V; VI = GND to VCC -4 -p F
Tamb = -40 °C to +125 °C
VIH HIGH-level input voltage VCC = 1.65 V to 1.95 V 0.65 ´ VCC -- V
VCC = 2.3 V to 2.7 V 1.7 - - V
VCC = 2.7 V to 3.6 V 2.0 - - V
VCC = 4.5 V to 5.5 V 0.7 ´ VCC -- V
VIL LOW-level input voltage VCC = 1.65 V to 1.95 V - - 0.35 ´ VCC V
VCC = 2.3 V to 2.7 V - - 0.7 V
VCC = 2.7 V to 3.6 V - - 0.8 V
VCC = 4.5 V to 5.5 V - - 0.3 ´ VCC V
VOH HIGH-level output voltage VI =V IH or VIL
IO = -100 mA; VCC = 1.65 V to 5.5 V VCC - 0.1 - - V
IO = -4 mA; VCC = 1.65 V 0.95 - - V
IO = -8 mA; VCC = 2.3 V 1.7 - - V
IO = -12 mA; VCC = 2.7 V 1.9 - - V
IO = -24 mA; VCC = 3.0 V 2.0 - - V
IO = -32 mA; VCC = 4.5 V 3.4 - - V
VOL LOW-level output voltage VI =V IH or VIL
IO = 100 mA; VCC = 1.65 V to 5.5 V - - 0.1 V
IO = 4 mA; VCC = 1.65 V - - 0.70 V
IO = 8 mA; VCC = 2.3 V - - 0.45 V
IO = 12 mA; VCC = 2.7 V - - 0.60 V
IO = 24 mA; VCC = 3.0 V - - 0.80 V
IO = 32 mA; VCC = 4.5 V - - 0.80 V
II input leakage current VCC = 0 V to 5.5 V; VI = 5.5 Vor GND - - ±100 mA
IOFF power-off leakage current VCC = 0 V; VI or VO = 5.5 V - - ±200 mA
ICC supply current VI = 5.5 Vor GND;
VCC = 1.65 V to 5.5 V; IO =0A
- - 200 mA
DICC additional supply current per pin; VCC = 2.3 V to 5.5 V;
VI =V CC - 0.6 V; IO =0  A
- - 5000 mA
Table 7. Static characteristics …continued
At recommended operating conditions. Voltages are referenced to GND (ground = 0 V).
Symbol Parameter Conditions Min Typ[1] Max Unit74LVC1G386_2 © NXP B.V. 2007. All rights reserved.
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11. Dynamic characteristics
[1] Typical values are measured at Tamb =2 5°C and VCC = 1.8 V, 2.5 V, 2.7 V, 3.3 V and 5.0 V respectively.
[2] tpd is the same as tPLH and tPHL.
[3] CPD is used to determine the dynamic power dissipation (PD in mW).
PD =C PD ´ VCC
2 ´ fi ´ N+å(CL ´ VCC
2 ´ fo) where:
fi = input frequency in MHz;
fo = output frequency in MHz;
CL = output load capacitance in pF;
VCC = supply voltage in V;
N = number of inputs switching;
å(CL ´ VCC
2 ´ fo) = sum of outputs.
12. AC waveforms
Table 8. Dynamic characteristics
Voltages are referenced to GND (ground = 0 V). For test circuit see Figure 6.
Symbol Parameter Conditions -40 °C to +85 °C -40 °C to +125 °C Unit
Min Typ[1] Max Min Max
tpd propagation delay A, B, C to Y; see Figure 5 [2]
VCC = 1.65 V to 1.95 V 2.0 8.0 17.0 2.0 22.0 ns
VCC = 2.3 V to 2.7 V 1.5 5.0 9.0 1.5 11.5 ns
VCC = 2.7 V 1.5 5.0 8.5 1.5 11.0 ns
VCC = 3.0 V to 3.6 V 1.0 4.5 7.5 1.0 9.5 ns
VCC = 4.5 V to 5.5 V 1.0 3.5 5.5 1.0 7.0 ns
CPD power dissipation
capacitance
VI = GND to VCC; VCC = 3.3 V [3] -1 3- - - p F
Measurement points are given in Table 9.
VOL and VOH are typical output voltage levels that occur with the output load.
Fig 5. Input A, B, C to output Y propagation delays
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Table 9. Measurement points
VCC VM Input
VI tr = tf
1.65 V to 1.95 V 0.5 ´ VCC VCC £ 2.0 ns
2.3 V to 2.7 V 0.5 ´ VCC VCC £ 2.0 ns
2.7 V 1.5 V 2.7 V £ 2.5 ns
3.0 V to 3.6 V 1.5 V 2.7 V £ 2.5 ns
4.5 V to 5.5 V 0.5 ´ VCC VCC £ 2.5 ns
Test data is given in Table 10.
Deﬁnitions for test circuit:
RL = Load resistance.
CL = Load capacitance including jig and probe capacitance.
RT = Termination resistance should be equal to the output impedance Zo of the pulse generator.
VEXT = External voltage for measuring switching times.
Fig 6. Load circuitry for switching times
VEXT
VCC
VI VO
mna616
DUT
CL RT
RL
RL
G
Table 10. Test data
Supply voltage Input Load VEXT
VCC VI CL RL tPLH, tPHL
1.65 V to 1.95 V VCC 30 pF 1 kW open
2.3 V to 2.7 V VCC 30 pF 500 W open
2.7 V 2.7 V 50 pF 500 W open
3.0 V to 3.6 V 2.7 V 50 pF 500 W open
4.5 V to 5.5 V VCC 50 pF 500 W open74LVC1G386_2 © NXP B.V. 2007. All rights reserved.
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13. Package outline
Fig 7. Package outline SOT363 (SC-88)
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Plastic surface-mounted package; 6 leads SOT363
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Fig 8. Package outline SOT457 (SC-74)
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14. Abbreviations
15. Revision history
Table 11. Abbreviations
Acronym Description
CMOS Complementary Metal Oxide Semiconductor
DUT Device Under Test
ESD ElectroStatic Discharge
HBM Human Body Model
MM Machine Model
TTL Transistor-Transistor Logic
Table 12. Revision history
Document ID Release date Data sheet status Change notice Supersedes
74LVC1G386_2 20070903 Product data sheet - 74LVC1G386_1
Modiﬁcations: • The format of this data sheet has been redesigned to comply with the new identity guidelines
of NXP Semiconductors.
• Legal texts have been adapted to the new company name where appropriate.
• In Section 10 “Static characteristics”, changed conditions for input leakage and supply
current.
74LVC1G386_1 20031104 Product speciﬁcation -74LVC1G386_2 © NXP B.V. 2007. All rights reserved.
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16. Legal information
16.1 Data sheet status
[1] Please consult the most recently issued document before initiating or completing a design.
[2] The term ‘short data sheet’ is explained in section “Deﬁnitions”.
[3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status
information is available on the Internet at URL http://www.nxp.com.
16.2 Deﬁnitions
Draft — The document is a draft version only. The content is still under
internal review and subject to formal approval, which may result in
modiﬁcations or additions. NXP Semiconductors does not give any
representations or warranties as to the accuracy or completeness of
information included herein and shall have no liability for the consequences of
use of such information.
Short data sheet — A short data sheet is an extract from a full data sheet
with the same product type number(s) and title. A short data sheet is intended
for quick reference only and should not be relied upon to contain detailed and
full information. For detailed and full information see the relevant full data
sheet, which is available on request via the local NXP Semiconductors sales
ofﬁce. In case of any inconsistency or conﬂict with the short data sheet, the
full data sheet shall prevail.
16.3 Disclaimers
General — Information in this document is believed to be accurate and
reliable. However, NXP Semiconductors does not give any representations or
warranties, expressed or implied, as to the accuracy or completeness of such
information and shall have no liability for the consequences of use of such
information.
Right to make changes — NXP Semiconductors reserves the right to make
changes to information published in this document, including without
limitation speciﬁcations and product descriptions, at any time and without
notice. This document supersedes and replaces all information supplied prior
to the publication hereof.
Suitability for use — NXP Semiconductors products are not designed,
authorized or warranted to be suitable for use in medical, military, aircraft,
space or life support equipment, nor in applications where failure or
malfunction of a NXP Semiconductors product can reasonably be expected to
result in personal injury, death or severe property or environmental damage.
NXP Semiconductors accepts no liability for inclusion and/or use of NXP
Semiconductors products in such equipment or applications and therefore
such inclusion and/or use is at the customer’s own risk.
Applications — Applications that are described herein for any of these
products are for illustrative purposes only. NXP Semiconductors makes no
representation or warranty that such applications will be suitable for the
speciﬁed use without further testing or modiﬁcation.
Limiting values — Stress above one or more limiting values (as deﬁned in
the Absolute Maximum Ratings System of IEC 60134) may cause permanent
damage to the device. Limiting values are stress ratings only and operation of
the device at these or any other conditions above those given in the
Characteristics sections of this document is not implied. Exposure to limiting
values for extended periods may affect device reliability.
Terms and conditions of sale — NXP Semiconductors products are sold
subject to the general terms and conditions of commercial sale, as published
at http://www.nxp.com/proﬁle/terms, including those pertaining to warranty,
intellectual property rights infringement and limitation of liability, unless
explicitly otherwise agreed to in writing by NXP Semiconductors. In case of
any inconsistency or conﬂict between information in this document and such
terms and conditions, the latter will prevail.
No offer to sell or license — Nothing in this document may be interpreted
or construed as an offer to sell products that is open for acceptance or the
grant, conveyance or implication of any license under any copyrights, patents
or other industrial or intellectual property rights.
16.4 Trademarks
Notice: All referenced brands, product names, service names and trademarks
are the property of their respective owners.
17. Contact information
For additional information, please visit: http://www.nxp.com
For sales ofﬁce addresses, send an email to: salesaddresses@nxp.com
Document status[1][2] Product status[3] Deﬁnition
Objective [short] data sheet Development This document contains data from the objective speciﬁcation for product development.
Preliminary [short] data sheet Qualiﬁcation This document contains data from the preliminary speciﬁcation.
Product [short] data sheet Production This document contains the product speciﬁcation.NXP Semiconductors 74LVC1G386
3-input EXCLUSIVE-OR gate
© NXP B.V. 2007. All rights reserved.
For more information, please visit: http://www.nxp.com
For sales office addresses, please send an email to: salesaddresses@nxp.com
Date of release: 3 September 2007
Document identifier: 74LVC1G386_2
Please be aware that important notices concerning this document and the product(s)
described herein, have been included in section ‘Legal information’.
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